Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: TimF who wrote (73952)	3/8/2002 7:44:35 AM
From: semiconeng	Read Replies (2) \| Respond to of 275872

I know they are two different issues but I'm thinking about the overall effects. If the extra layers means you produce less wafers (because there isn't enough clean room space to increase the amount of tools working in the fab) but the smaller die size (then what the chips would have been with a lower number of metal layers) means more chips per wafer, which effect is stronger on the overall number of good dies produced. I understand that more layers might also slightly reduce the yield per wafer directly, but indirectly increase it by keeping the die smaller. I think in this case both of these factors might be minor. Tim O.K., I don't see anything that I can disagree with there, because I haven't seen any comparison data. And since that data would probably be company confidential anyway, I wouldn't report the numbers even if I did. Just my WEG, and so I guess your WEG is as good as mine. :-) As far as the Fab space goes, didn't somebody post that AMD did do some sort of Fab expansion?? Semi