Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (161480)	3/7/2002 10:14:14 PM
From: Elmer	Read Replies (1) \| Respond to of 186894

And larger caches, especially a larger trace cache in combination with hyperthreading will help a lot. Trace caches will not enlargen until they can do so without adding another clock. Just like we are seeing L3s now instead of larger L2s because there is a limit to the size accessible in a given number of clocks. EP

To: combjelly who wrote (161480)	3/8/2002 12:25:18 AM
From: wanna_bmw	Respond to of 186894

Combjelly, Re: "Note: I have been predicting that the industry will wind up with fully integrated processors for more than 15 years. And at some point, they will be all the rage. Fortunately, I am not charged with strategic direction with any of the companies..." I believe in the same thing, believe it or not. However, I don't believe that the timing is right now (it will take 10 years at least). In the mean time, I think there is much that can be done with companion chips and companion interfaces. That's because these other interfaces are evolving at the same rate as the microprocessor. Integrate everything, and progress slows down to the lowest common denominator. When memory, graphics, I/O, and CPU interfaces start leveling off, I would expect everything to get integrated, as you say. wbmw