Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (163615)	4/6/2002 5:42:06 PM
From: Charles Gryba	Respond to of 186894

Elmer, I agree. Errata is probably 100% related to design (logic ) issues NOT process. C

To: Elmer who wrote (163615)	4/6/2002 8:52:01 PM
From: combjelly	Read Replies (2) \| Respond to of 186894

"Intel has always used looser design rules and usually fewer metal layers, thus they get a larger die but better yields." Which is why I specified "particular process", although I realize that the two companies use very different processes. As you know, Intel does a lot of optimization on the transistor level. AMD, at least until recently, doesn't do nearly as much of this. It is my understanding that AMD uses fairly course logic blocks in their cells, to the point that the Palomino cores were considered to be a big departure for them. There they did at least some optimization on transistors, shrinking the ones that didn't need as much drive for example. As far as the errata, yes it is the logic design and not the process. But it is easier to debug the individual cells if you aren't going over them and tweaking the transistors.