Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (164427)	4/22/2002 10:29:19 PM
From: Dan3	Read Replies (3) \| Respond to of 186894

Re: Please explain, Dan. I don't know much about Itanium or server architecture, you know. P4 doesn't have a point to point bus - Hammer does (and so does athlon). Take a look at all the slides, then come back to 43. Note how the point to point memory bus lets each Hammer have its own very low latency full bandwidth memory channel. amd.com Intel hasn't anything to compete with this. And the implementation is designed to be efficient and economical, robust and reliable, as well as very high performing. They still have to pull it off, but it's a lot less of a challenge than Intel's approach that requires an incredibly complex and expensive box full of support chips to try to cram the square peg of Intel's PC bus into the round hole of a multiprocessor system. Hammer incorporates an architecture designed from the ground up to support multiprocessing - it's not an Intel style force fit of a desktop design.