Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Applied Materials -- Ignore unavailable to you. Want to Upgrade?

To: StanX Long who wrote (64314)	6/12/2002 12:23:17 AM
From: StanX Long	Read Replies (1) \| Respond to of 70976

Spin-on to win battle over CVD in low-k market, says JSR's new COO Semiconductor Business News (06/11/02 18:51 p.m. EST) siliconstrategies.com SUNNYVALE, Calif. -- While chemical vapor deposition (CVD) is gaining traction in the low-k dielectrics market, the rival spin-on glass technology will become the eventual winner in the arena, according to the new chief operating officer for JSR Microelectronics Inc. “I think CVD [for low-k dielectrics] is making a dent in 130-nm (0.13-micron chip designs),” said Eric Johnson, the new COO of JSR Microelectronics. The Sunnyvale-based operation is a subsidiary of Japan's JSR Corp. “By 70-nm (0.07-micron), I see spin-on becoming viable,” Johnson said in a recent interview with SBN. Today, JSR announced the appointment of Johnson as COO of its U.S. arm. He will oversee the company's day-to-day operations in the U.S., including production, sales and marketing, business development and human resources. Prior to becoming COO, Johnson served as senior vice president in charge of technology and business development for JSR Microelectronics. Johnson came to JSR after more than 10 years at lithography-tool giant Nikon Precision Inc.. At Nikon, he was most recenttly vice president of engineering. JSR is a supplier of spin-on materials for low-k applications. Recently, the Japanese company formed an alliance with International Sematech under which the chip consortium would provide test wafers based on JSR's low-k materials.