Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: mas_ who wrote (199958)	6/1/2006 7:02:16 PM
From: dougSF30	Read Replies (1) \| Respond to of 275872

mas, it's going to get worse right away in desktop, mobile, workstation, and 1 & 2 socket server.

To: mas_ who wrote (199958)	6/1/2006 7:38:33 PM
From: Petz	Read Replies (3) \| Respond to of 275872

(EDITED)mas (or anyone), question on slide 20 at epscontest.com It says "internal Rev G samples generated and production ready" ==> would imply output in August if started now BUT it says, "next generation transistor in 3 months" So, does a (probably late) Q4 65nm intro imply that they decided NOT to use the "90nm transistor," but instead go for this "next generation transistor?" After all, if production started early September, there would be some parts starting before December. EDIT - Not to be anal about it, but look carefully at slide 15. Notice that there is a sudden decrease in the wafer out slope in mid Q3, and then a sudden increase again in mid Q4 2006. What might have happened mid Q2 to cause ramp rate to decrease starting mid Q3? And is the ramp increase in mid Q4 the beginning of 65nm output? Petz