Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Rink who wrote (219343)	12/6/2006 7:16:53 PM
From: dougSF30	Respond to of 275872

Rink, I'd suggest you instead use the sort of analysis I did: If you accept Hans' die photo, then you compute that a "K8" core on 65nm is about 74% the size of a K8 core on 90nm. A 183mm^2 90nm X2 is about half "core". If you use a relatively good shrink of 62% for the "rest", then you hit the ~125mm^2 die size for Brisbane. (I use quotes around K8 in the first mention, because it is really a K8L core, but Hans has attempted to exclude the added bits, and that is used to approximate a real K8 core and the 74% shrink factor for it.)

To: Rink who wrote (219343)	12/6/2006 7:20:35 PM
From: Elmer Phud	Read Replies (2) \| Respond to of 275872

Rink, With the large die size of QC and the associated manufacturing yield impact, have you or anyone else heard of a capability to shut of one or two defective cores and sell it as a dual core? If not, then they are at quite a cost disadvantage with this large die and the number of partially functional die they will throw away.

To: Rink who wrote (219343)	12/7/2006 11:47:26 AM
From: Hans de Vries	Read Replies (3) \| Respond to of 275872

I've not seen a picture of Brisbane yet. It is supposed to be much more like an optical shrink. It's hard to make estimates. Keep in mind that some parts like the integrated "Northbridge" functions do not scale at all, for instance the DDR interface which is 31 mm2 by itself alone on both the 90 nm Rev.F processors and the 65 nm Barcelona. Say that, for example, 40 mm2 is non scaling Northbridge I/O area, then: (183-40) * (65/90)^2 + 40 = 115 mm2 Is what the die should be in the case of ideal scaling. Regards, Hans