Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: muzosi who wrote (228840)	3/24/2007 8:34:37 PM
From: Sarmad Y. Hermiz	Read Replies (1) \| Respond to of 275872

Of what you pointed out, I think the delays in a collection of transistors and gates can be modeled accurately in simulations at design time. What is likely subject to error is leakage and switching speed. Is that correct ? If it is correct, then it is the basic design of the transistors and its dependence on the fab process ? Is that still going in the right direction ? And if it is, then likely the attributes of the transistors and process are shared between K10 and K8 in the same fab. Which I think is a plausible model of what is ailing both Brisbane bins, and Barcelona ship date. I think any claims that AMD was sandbagging with its demo, or is now keeping secret great news is absurd.