Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Rink who wrote (230025)	4/15/2007 1:18:44 PM
From: pgerassi	Read Replies (2) \| Respond to of 275872

Dear Rink: The advantage for double patterning is that it can be done with existing 65nm equipment at the cost of wafer throughput and edge definition, If Intel wasn't accurate in wafer positioning, it would even be worse use double patterning. Intel has to fo 7 steps for every 45nm mask needed to immersion's one. As you can see, it wouldn't take many 45nm mask steps to make Imtel's production line output crawl. And each step produces yield loss, so Intel takes a big hit there, All that to save 2 quarters of production start delay. Pete