Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (231479)	4/25/2007 1:40:07 PM
From: dougSF30	Respond to of 275872

Joe, eventually, that will probably be true. But initially, I doubt it. A 283mm^2 QC 65nm part is going to have horrid "fully functional" yields.

To: Joe NYC who wrote (231479)	4/25/2007 1:40:11 PM
From: FJB	Read Replies (1) \| Respond to of 275872

While it is possible that AMD will reuse discarded QC dies, I doubt the volume of the reusable QC dies would be anything close to the volume needed for DC. I agree. I would wager a lot there will be dedicated dual-cores shortly after Barcelona.

To: Joe NYC who wrote (231479)	4/25/2007 1:40:29 PM
From: combjelly	Respond to of 275872

"I doubt the volume of the reusable QC dies would be anything close to the volume needed for DC." You could make a stronger statement than that. It won't be.

To: Joe NYC who wrote (231479)	4/25/2007 1:45:56 PM
From: aleph0	Read Replies (2) \| Respond to of 275872

Silly question maybe : If 1 or more cores were defect, how could one "flag" this such that the Die knows this ? Is it "simply" a matter of setting a flag for example ? ... or does one have to "tweak" some connections or what ?