SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: Elmer Phud who wrote (254892)7/29/2008 3:34:33 AM
From: TenchusatsuRead Replies (2) | Respond to of 275872
 
Elmer, it gets better:

> Mixing a single core and a dual core on one bus (which is all Intel is capable of doing at this time) would result in unbalanced cores and random performance problems.

Dan probably doesn't know about Intel's patented "core rebalancing" solution, which consists of bus arbitration enhancements to compensate for the performance problems.

I can even provide a link to back up my "claim": ;-)

intel.com

Tenchusatsu



To: Elmer Phud who wrote (254892)7/29/2008 6:31:15 AM
From: Dan3Respond to of 275872
 
Re: Someone is actually claiming that Intel lacks the technology to disable a core?

Nope. And note once again, this isn't that big a deal.

Intel has had whole model lines that consisted of dual core parts that were shipped with one core disabled. If Intel had the technology to make a quad core chip, they could ship a tri-core.

Someone who claims to work in CPU testing should understand that Intel's old style FSB architecture means that disabling a core would put 2 cores on one bus node and 1 core on the other.

...that disabling one core on one of two dual cores would put 2 cores on one shared L2 and 1 core on the other.

...that it would result in asymmetric loads on the bus and cache and make process scheduling a crap shoot.

No one's claiming that Intel can't disable a core. What's claimed is that Intel's platform architecture can't properly support a 1 core CPU on one node and a 2 core CPU on the other.

You may not be aware of this, but Intel's quad core parts are actually 2 dual core CPUs attached to the bus at the same physical location. They remain independent chips, independently connected to a shared system bus. This generally makes no difference, but multicore systems behave unpredictably, at best, when their constituent cores are dissimilar. Note that manufacturers generally recommend that the same CPU model be used for all sockets of any multisocket system.