Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (26324)	12/2/1997 12:25:00 AM
From: Ali Chen	Read Replies (2) \| Respond to of 1572777

Yousef, Ph.D: <Ali. This model is WRONG. This does not explain the real world data, let me explain.> Ok. I am listening. <The PII runs at 25% higher speed than the top-of-the-line K6 (300mhz versus 233mhz). Please post the benchmarks that show that a 233mhz K6 is 25% faster than a 233mhz PII. In fact for FPU, 3D and MMX, the PII is superior by a large margin. This destorys your simple model, Ali.> Excuse me, Yousef. I do not see whatsoever how this delirium "destroys" my model. Under what assumptions do you see a relation between the N in my model and overall system performance? There is nothing to destroy or explain in the obvious statement that the total delay in a logical function is a sum of delays along the critical path. Is this a sort of revelation for you to find out that there is more than a single gate in a microprocessor? And the microprocessor is not a 40-story building rested exclusively upon the gate with high Idsat and low Leff, as you suggested in some previous post. It is rather a collection of real estates connected by multi-lane highways with four-level intersections, with many traffic lights inside those estates/communities. Just to keep you from further disappointment, I can tell you that there is much more behind the complexity of logical units that does not increase overall system performance. And the dual independent bus in the P-II is a big relief for internal data traffic. As I noticed before, your way of idea expounding does not fit a criterion for Ph.D. Please, show your qualification to us, pathetic screwdrivers... Ali