Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (26526)	12/6/1997 8:18:00 PM
From: Yousef	Read Replies (2) \| Respond to of 1572605

Kash, Re: "The reason the I/O can handle higher voltages is by circuit design." I'm in total agreement ... I/O pads can actually be designed to handle much higher voltages (ie 5.0 V) and the gate oxide will not even see this voltage. However, I think the discussion has been recently about AMD raising their core voltage because they were having yield problems at the 233mhz bin point. You must also agree that raising the operating core voltage WILL decrease the effective lifetime of the chip. Make It So, Yousef

To: kash johal who wrote (26526)	12/6/1997 11:58:00 PM
From: James Yu	Read Replies (1) \| Respond to of 1572605

kash, I believe 5 Volts DC current is acceptable to the microcircuits. It has been a standard of +5 Vdc since the days of the first logic ICs(integrated circuits) were supplied voltage. If more than 5 Vdc is supplied to IC, it will function erratically. If more than 6 Vdc is forced into IC, excess power disipation will destroy the IC. All of early stage of design of capacitors, transistors, and resistors for ICs are limit to 5 V. I believe the electronic engineers already designed for the lifetime of chips long enough for any users. Any chip below 5 V will improve the lifetime and reliable, not decrease the lifetime and reliable. For example, Intel's older CPUs operates with 5 V and 486 DX4 operates with 3.3 V. I don't think Yousef is going to say, "have led to serious reliability problem of INTC's Older chips." When the voltage drift or change from one value to another by one-tenth of volt(3.2 V to 3.3 V - 0.10 different) will not produce any problem, because our digital computers may represent data with a range of signal voltages. The levels are typically either 0 or +5 V. IMHO: Normally, we would like to see the lower voltage, for example, below 2.8 V. The less voltage results in lower power dissipation for each IC - power consumption is reduced. Also lower voltage results in less stress on each transistor, so ICs can continue to pack more functions and features into new device without fear of over heating the device. Especially the notbook can significantly improve the battery life and simplify heat dissipation issue. I don't see Yousef elaborating on this area. Like I said, "There is no big deal between 3.2 V and 3.3 V" - Knock it off. Best wishes James