SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Paul Engel who wrote (26705)12/13/1997 9:36:00 AM
From: Bill Jackson  Read Replies (1) | Respond to of 1576627
 
Paul; Thanks for answer. Years(30+) ago I used to use a zone refiner in the lab to make pure silicon which was then cut to wafers.(2", huge!!) and they were fragile in the extreme after cutting. but with better rigid packing I suppose the 8" + wafers can be shipped as needed.
I had thought the cpu maker would test and dice them, and then package them or ship them out to other packagers at the highest tested state being most economical.

Bill
.



To: Paul Engel who wrote (26705)12/13/1997 10:06:00 AM
From: Jim McMannis  Read Replies (1) | Respond to of 1576627
 
Paul,
All the wafer stuff is really over my head. I was wondering if you could take a little time and write a little primer on the subject of the basic mechanical process of fabricating a CPU and post it in a special section of SI. Doesn't have to be very technical...just something along the lines of a step by step process. A few pages or more.
Probably a lot to ask.
Jim