Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Non-Tech : Kirk's Market Thoughts -- Ignore unavailable to you. Want to Upgrade?

To: Brian Sullivan who wrote (2197)	10/28/2014 11:12:02 PM
From: Kirk ©	Respond to of 26450

Not everyone... Everyone now has a Smart Phone and watches movies via NetFlix I watch via a Dish Hopper with Sling.... I can use my home network to broadcast HDTV to my smart phone, tablet, laptop or PC anywhere in the house while recording up to 8 different channels at once. It also uploads the movies I download to the phone or tablet so I can watch if I take a plane trip going to Maui where there is not streaming internet service.... CES Adds DISH's Hopper with Sling as “Best of Show” I mostly use it for the great DVR but the technology is impressive!

To: Brian Sullivan who wrote (2197)	10/29/2014 10:07:58 AM
From: Chip McVickar	1 Recommendation Recommended By Jerome Respond to of 26450

Brian... The article goes on for 4 or 5 more sections that are linked at the bottom right... the next one is called Productivity, the next "The Privileged Few", etc I hope you caught them all...? btw... I don't own a smart phone or a cell phone. They are not usefully in the way I wish to experience the world. Chip

To: Brian Sullivan who wrote (2197)	10/29/2014 2:19:42 PM
From: Kirk ©	1 Recommendation Recommended By Jerome Respond to of 26450

Intel has 14nm parts. I wonder what the yield is... Intel’s 14nm Parts are Finally Here! http://electroiq.com/chipworks_real_chips_blog/2014/10/27/intels-14nm-parts-are-finally-here/ By Dick James, Chipworks Earlier last week, a couple of laptops arrived from Japan using the Core M version of Intel’s Broadwell processor. Straight into the lab, and within a few hours the first sight of the die structure, confirming that it is indeed the 14nm technology. The first image below is an image of a die that was given a bevel polish, so that we can look at the transistors in plan view. It’s a bit fuzzy, due to the high magnification, and construction we have going on next door; but we have measured ten contacted gate pitches as you can see, and that looks pretty close to the 70nm that was announced by Intel back in August. On another part of the bevel we can see the fins, and here we have counted 20 pitches (third image above). Which agrees with the 42nm pitch in the Intel webcast. So far, so good! If we look at the cross-section (fourth image), Intel has stayed with their thick top metal that they have been using since the 65-nm node, which means that we have to squint awfully hard to see THIRTEEN layers of metal, and a MIM-cap layer under the top metal. A look at the edge seal (fifth image), which doesn’t have the top metal or the MIM-cap, makes it easier to count twelve layers. We are used to seeing twelve-plus metal layers in IBM chips (their 22nm Power8 has fifteen!), but Intel has been using nine for the last few generations, going up to eleven in the Baytrail SoC chip. Intel quoted 52 nm interconnect pitch, but we see 54nm (sixth image). Although that is within measurement error, and we may not have sectioned the most tightly packed part of the die. As yet we don’t have any detailed TEM imaging to look at the transistors or fins in close-up, so we can’t verify if the fins have vertical walls or not, as shown by Intel (seventh image). The cross-section seems to show that essentially the 14nm process is a shrink of the 22nm technology, with the modified fins; the gate metallisation looks similar to the 22nm, with tungsten gate fill as in the earlier process. (As an aside, this will make it the fourth generation replacement metal gate process – this technology has legs!) Intel and IBM are giving late news papers at IEDM in December, and apparently there are air gaps in the back-end dielectric stack – we have not found those yet. We have confirmed the SRAM cell size in the cache memory is ~0.058 µm2. Our analysis is ongoing, and we look forward to some great images! This entry was posted in Uncategorized on October 27, 2014 by sdavis.