Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (4003)	1/22/1998 12:51:00 PM
From: Kevin K. Spurway	Read Replies (1) \| Respond to of 6843

Re: "I think this L2 access (350/400 MHz) will be faster than a 100 MHz L2 cache on a socket 7 CPU." That is why K6+3D, presumably due out shortly after the 350/400 mhz Deschutes, will feature on chip L2 cache running at processor clock speed.

To: Paul Engel who wrote (4003)	1/22/1998 9:03:00 PM
From: Adrian Wu	Read Replies (2) \| Respond to of 6843

Paul: I think you have it mixed up. The Deschutes with full speed L2 is not for Slot 1, but for Slot 2. We don't even know what chipset will be used with Slot 2 yet. It is aimed at high end servers and workstations and is the stopgap chip until the Merced arrives. Like the Pentium Pro, this approach is expensive and will probably never make it to the mass market. I agree that a 400MHz PII with a 200MHz L2 cache will be faster than a K6-3D/400/100.....Until the K6+3D arrives with a full speed L2 cache. Adrian