Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (4008)	1/22/1998 1:55:00 PM
From: FJB	Read Replies (1) \| Respond to of 6843

Paul, What's the estimated die size for Mendocino? TIA, Bob

To: Paul Engel who wrote (4008)	1/22/1998 2:20:00 PM
From: Petz	Read Replies (2) \| Respond to of 6843

Paul, re: Deschutes L2 cache speed. Can you give a reference that says that L2 cache will run at core speed rather than 1/2 core speed? As I recall, trying to get the L2 cache in the Pentium PRO to run at core speed (200 MHz) was very difficult, resulting in high cost for the Pentium PRO. IMO, getting L2 cache to run at processor speed is only possible if the memory is on the same die. BTW, according to AMD K6+3D with integrated L2 cache is a 135mm^2 die. This is still smaller than the K6, which is 162mm^2. amd.com Petz