Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: burn2learn who wrote (23214)	1/22/1998 10:58:00 PM
From: Yousef	Respond to of 33344

Mike, Re: "I was told this is one way that dec can achieve such high mhrz values(by making a step like implant that gets thinner near the gate region)." All high speed/Idsat processes need shallow junction implant capability. DEC does not hold any technical advantage that I know of ... It is possible to use some relatively simple equations to direct technology development and compare processes. I have used these to accurately predict the speed differences (and power) between Intel and AMD at both the .35um and .25um generations. Also, please see this attached post for why TSMC won't be able to compete with Intel at the high end of CPU speed ... TSMC is an ASIC foundry and is not experienced with high performance CPU process/device technology. Message 2057729 Make It So, Yousef