Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Steve Porter who wrote (26073)	4/20/1998 11:55:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 33344

RE:"it doesn't matter how fast the MP bus is, it is still 400% slower than L1 cache.." Steve, Exactly. That is exactly what's wrong with traditional MP architectures. As hardware people get more sophisticated, they are learning to turn over the issues of instruction level parallelism and cache coherency to the software people. In a properly designed MP system, snooping every L1 for every memory access is unnecessary. The OS should be able to guarantee that certain memory locations belonging to certain threads will reside in only one cache. IA-64 will force a lot of new thinking by people in the industry. RE:"What are you somking man.." I've never "somked" in my life. Scumbria