Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Craig Freeman who wrote (26265)	4/29/1998 2:24:00 PM
From: Paul Engel	Read Replies (1) \| Respond to of 33344

Craig - Re: "My guess -- the next-generation Celery will be at 333MHz with 64KB L1 cache" The next generation Celery chip will be offered at 300 MHz and will contain 128 Kilo Bytes of L2 cache on the same die as the CPU - which will maintain the existing 32 KB L1 cache. Naturally, the L2 cache will run at FULL CPU speed - 300 Mhz. This is the Mendocino. And Intel is well along in the design of the chip. In fact, first silicon may already be in wafer fab. Look for it in late Q3/early Q4 of THIS YEAR. Paul