Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (32458)	5/5/1998 3:15:00 PM
From: Kevin K. Spurway	Read Replies (1) \| Respond to of 1572159

Paul or anyone else who may know: Mendocino strikes me as an odd product because it will have a larger and more sophisticated core than Intel's high end products (although obviously they'll have more L2 cache (though off chip)). Is it possible for Intel to use a Mendocino core with SRAMs like the Deschutes, effectively having three levels of cache (similar to K6+3D). And if it is possible, why isn't the Mendocino core being debuted at the high end (as is traditional) rather than the low end? Thanks, Kevin