Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only! -- Ignore unavailable to you. Want to Upgrade?

To: Time Traveler who wrote (6084)	5/12/1998 11:31:00 AM
From: Pravin Kamdar	Read Replies (1) \| Respond to of 6843

Time Traveler, re: What is limiting the MHz's is the die size (half shrunk of 0.35um process), which does not allow as much power dissipation as the 0.35um devices. Once Intel can add more features to P-II which increases the die size back to comparable level, then it can easily go up the 500 MHz and beyond. You must have been on crack when you posted this message. Density is what causes the on-chip heating problems; not size. At a given density, adding features and increasing die size will just raise overall power dissipation. Think about it. If heating problems are limiting speed, the only thing you can do is lower I*V through reductions in resistances that you're trying to force the currents through and capacitances that you are trying to charge. Copper and low permitivity aero-gels should help a lot. Pravin.