Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Majic- who wrote (34748)	7/18/1998 1:29:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1573145

Re: "And oh pleaze when I state "AMD K-6 will not be used much in NT, NORE does the Celeron" , just be man enough to not only cut the first half, but the whole sentence. " Sory, I didnt reelize I wood ofend yu. I didnt thinc it changd the meening of yor post. Re: "and for me just means you could not or did not dear to discuss the low performance of the Celeron under NT . " The low performance which just happens to beat the K6 & K6-2 under highend Winstone 98. Re: "wich is just a pII without cache, and when the K6-2 would be fitted out with 2ndary cache onboard (wich Amd is planning) the result would be a MAJOR performance increase under NT, just as big as the difference between pII and Celeron under NT is)" The K6 system already has L2 cache as well as 64K L1. The Celeron has only 32K L1 and no L2 at all. Going to a full speed L2 cache will help the K6 some, but going to a full speed L2 (Mendocino) will probably help the Celeron much more because it has no L2 at all. The K6 will continue to trail under NT because of it's poor design. EP.