Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (28580)	7/29/1998 2:19:00 AM
From: Scumbria	Read Replies (2) \| Respond to of 33344

Correction. The original 8086 had a 6 byte instruction pre-fetch queue. The BUS INTERFACE UNIT generates the addresses and loads up to 6 bytes into the queue IN ADVANCE Paul, The 8086 used a sixteen bit offset from the segment register to generate the address. The processor was serialized and had no hazards. Perhaps we should discuss modern pipelined x86 processors with large address spaces and paging? I believe that the abacus also had some lookahead capability. Scumbria