Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Adrian Wu who wrote (35470)	8/3/1998 11:02:00 PM
From: Jim McMannis	Respond to of 1574007

Adrian, You answered well the question I posed in the form of a riddle to Elmer... It's the CACHE configurations that could distinguish various K7's... Your posts are most informative... Jim

To: Adrian Wu who wrote (35470)	8/3/1998 11:38:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1574007

Re: "The problem with the P6 bus protocol is that it cannot support an L2 cache on the "frontside" bus. " Adrian, please provide data to backup this claim. I see nothing whatsoever about the P6 bus protocol that would disallow L2 cache on the MB, assuming there were no L2 already on the Die/Slot/Package, in which case it would be L3. You may be confusing bus protocol with chipset support. Currently no chipset provides caching support but there is no reason why one couldn't. Re: "please explain why the VIA MVP-3 chipsets sell for $25 when the 440BX chipsets sell for $65? " You mean you can't figure that one out? EP