Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (38175)	10/5/1998 9:02:00 AM
From: Maxwell	Read Replies (1) \| Respond to of 1574096

Yousef: <<But Maxwell, this goes "against" everything that Ali says ... Remember, it's the "architecture" not the process, according to Ali Babble. <ggg>>> And Ali is right. That is why Intel did a "smart shrink" to optimize the speed path (this is an architecture improvement and gives a 5% shrunk from their old layout) to get 450MHz PII. <<Are you still trying to say that +- 20nm is not good enough control at the gate level ?? >> No I am saying that Intel has much tighter control in their poly cd than +/- 20nm and their 0.25um process cd is NOT 0.22um! Do you know that the poly cd on the PII 450MHz is smaller than the PII-400MHz? <<Well Maxwell considering that "state of the art" SEM's have repeatability accuracy of about +- 5nm>> With a +/- 5nm that tool can resolve 10nm difference with ease. Maxwell