SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Maxwell who wrote (39171)10/13/1998 2:26:00 PM
From: esterina  Respond to of 1573435
 
We have now hit a double bottom. We should see AMD move up before the close and in after hour trading if INTC beats estimates of .80.
Any other analogies?



To: Maxwell who wrote (39171)10/13/1998 2:27:00 PM
From: Ed Sammons  Respond to of 1573435
 
RE: For the K7 there are 9, 3 integers, 3fpu, and 3 address units.

Maxwell,

The K7 FPU looks very impressive. Have you seen any simulation benchmarks for it? 3 Alpha-like FPUs should deliver about 50 SpecFPs. Do you think the K7 will be similar?

Also, is each FPU capable of executing 3D Now instructions? Since the scuttlebutt expected 8 3D Now FP ops per clock, I was expecting 2 FPUs. Does this mean the K7 will be capable of 12 3D Now FP ops per clock?

Ed



To: Maxwell who wrote (39171)10/13/1998 2:28:00 PM
From: dumbmoney  Respond to of 1573435
 
9 issue means there are 9 "execution units".

How many microops (RISC86 or whatever) can the K7 decode/retire per clock? (For K6 answer is 4, corresponding to 2 x86 instructions).



To: Maxwell who wrote (39171)10/13/1998 2:30:00 PM
From: Paul Engel  Read Replies (1) | Respond to of 1573435
 
Maxwell - Re: " It will be OFF-CHIP L2 cache just like the PII. "

Thanks, Maxwell.

But where are the HUGE caches as advertised by Susan Strauss?

Paul