Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (29880)	10/13/1998 5:17:00 PM
From: Joe NYC	Read Replies (2) \| Respond to of 33344

From Yahoo thread: 100,000 MII&GX A WEEK OUT OF 2000 WAFER AT COST OF $ 3000 A WAFER If it was true, it would be discouraging: 2,000 wafer x $3,000 = $6,000,000 $6,000,000 / 100,000 = $60 per CPU It would also mean that NSM gets only 50 die / wafer, shich would mean a terrible yield. Isn't there supposed to be 100 - 200 dice per wafer? I am confused... Unless he is mixing weekly chips with monthly wafer starts. Otherwise, they would use up more than 8,000 wafers per month just on CPUs, while the whole capacity is around 10,000 wafers per month. Any opinions? Joe

To: Scumbria who wrote (29880)	10/13/1998 10:24:00 PM
From: Joe NYC	Read Replies (1) \| Respond to of 33344

Scumbria, Would you care to comment on couple of my questions on AMD board: Message 6002558 from pdf: 7 clock access latency for L2 Is this good, bad or average? Message 6002947 K7 Two General Purpose 64-bit Load/Store Ports into D-Cache - 3-Cycle Load Latency - Multi-banking Allows Concurrent Access by 2 Load/Stores M3 16K, 4-way, non-blocking data cache (3 cycle access, 1 load port, 1 store/fill port What are the differences between these 2? Joe