Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (39376)	10/15/1998 1:26:00 AM
From: Elmer	Read Replies (1) \| Respond to of 1572202

Re: "AMD would probably only be able to ship 3M K7's in Q4 vs 5-6M K6 if they had pushed the K7's out there. AMD has gone for the pragmatic approach of shipping lot;s more CPU's and let the manufacturers worry about cache. Not elegant but probably a good move." I see your position is changing from proponent to apologist. This is simply nonsense. With AMD's LI they could add the SRAM with little impact to diesize, if they had confidence in their process. You have been claiming the diesize is smaller than Celeron yet they won't add L2 so they can sell into the high margin server market? Who do you think is going to buy that line? What about the Megafab in Germany and their ties to Moto? The future should bring the capacity on line. AMD isn't going to find an outside house to supply reliable affordable SRAM at 5,6,700mhz. Why do you think Intel had to manufacture their own SRAMs? Selling into the server market requires very large L2s to support transaction processing. If AMD goes halfspeed backside bus they will get killed. You think they are going to add 256 pads onto a die smaller than Celeron and not blow up the die because they're pad constrained? I don't think so. That means a choked down, slowed down L2. An internal L2 would have solved all those problems yet it's missing.. Why? It's obvious. EP