Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (40117)	10/26/1998 10:46:00 AM
From: Maxwell	Read Replies (3) \| Respond to of 1573822

Packard Bell Uses AMD K6 Chips: biz.yahoo.com Will AMD announce another Tier 1 (Gateway- Hint. Hint. Wink. Wink.) on Nov. 10? Maxwell

To: Ali Chen who wrote (40117)	10/26/1998 10:59:00 AM
From: Elmer	Respond to of 1573822

Re: " those set-up and hold times and data/clock skews may drift iin opposite direction (across the temperature range, say) on all four (at least) components of computer data path - CPU, cache, north bridge, and memory module. Your lovely but useless AGP is also a part of this." That's why they use PLLs and source synchronous clocks Ali. You don't see Intel selling a 91.437mhz FSB do you? Looks like Intel has solved those clock skew problems while AMD is still scratching their heads. EP

To: Ali Chen who wrote (40117)	10/26/1998 12:51:00 PM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1573822

<By slowing the bus down by only 5%, a system manufacturer can solve most of the problems at once.> You sure this isn't a problem inherent with the Super 7 system design? I've always guessed that AMD would have gone Slot 1 in an instant if it weren't for their previous agreement with Intel. If what you're saying is true, then it would mean that AMD and the board manufacturers still haven't worked over the system stability issues in Super 7. Or AMD is just too afraid of making Super 7 more expensive. I don't hear of many problems with Intel's BX chipset except for the DRAM industry's slowness in moving to PC100 memory. But even the DRAM problem was independent of the chipset. Or maybe Intel has much better control over platform design due to the lack of alternative Slot 1 chipsets. <In conclusion, all this variety of speed grades is an indication that AMD is very customer-driven these days, in contrast to Intel dictatorship of the past and present.> Odd conclusion, especially if AMD has more to lose by "downgrading" their CPUs just to make things easier for system manufacturers. Perhaps this is all a part of keeping the Super 7 platform low-cost. We all know that for now, Super 7's main competitor isn't the higher-cost 440BX platform, but the slower 440LX and 440EX platforms used with Celeron. In other words, AMD needs a 95 to 100 MHz bus (plus the more expensive PC100 SDRAM) just to compete against a simpler 66 MHz bus. This, of course, will change once the K6-2's above 350 MHz are released and AMD learns to swim faster than Intel can raise the Celeron "water level." <Your lovely but useless AGP is also a part of this.> Touche! AGP is far from useless, my friend. But that's another story. Tenchusatsu