SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Paul Engel who wrote (41163)11/10/1998 2:20:00 PM
From: Kevin K. Spurway  Read Replies (1) | Respond to of 1571036
 
Paul, I didn't notice anywhere in that article where Jerry promised to SHIP the "3" in 2H'98.

After all, "release" is a somewhat subjective term. It could be taken to mean "ship," but it could also be taken to mean something else. That assumes Jerry even used the word "release" and it wasn't just a term that the guy writing the article threw in there. More likely, Jerry said "introduce."

Kevin



To: Paul Engel who wrote (41163)11/10/1998 2:24:00 PM
From: Shtirlitz  Respond to of 1571036
 
Well, look at that,
All this gloom and doom about delays, and AMD stock keeps going up.
Surpizing, isn't it?



To: Paul Engel who wrote (41163)11/10/1998 2:54:00 PM
From: Elmer  Read Replies (2) | Respond to of 1571036
 
Paul, regarding the Sharpy article you posted..

"The chip will also support an optional bus for L3 memory cache."

Does this mean Sharpy will have a backside bus and L3 controller on board????? Would the MB cache then be L4??

EP