Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (42283)	11/28/1998 8:32:00 PM
From: Petz	Read Replies (1) \| Respond to of 1572272

Scumbria, re K6-2-400 = K6-3 w/cache disabled? I kind of doubt that there is 38 mm^2 of disabled L2 cache on these chips. it wouldn't have made sense for AMD to redo the floorplanning and layout of the K6-2, with the knowledge that it was going to be replaced in a few months anyway Well, they HAD to redo aspects of the circuit and the layout to do the K6-3 anyway because the K6-3 was supposed to go to 450 MHz. To me, it makes perfect sense to make minor changes to the K6-2 layout and circuit design to extend the speed an additional 100 MHz. The K6-3 will not replace the K6-2 until conversion to 0.18µ is completed. The idea of selling K6-3's with non-functional caches as K6-2's was actually discussed on an online forum several months ago. My impression back then was that AMD planned on doing that, or doing something similar. It just seems to me that the K6-3 layout and k6-2=CXT layout could be designed to be nearly identical -- maybe that's what AMD did. Petz