SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Tenchusatsu who wrote (45458)1/11/1999 1:23:00 PM
From: Scumbria  Read Replies (3) | Respond to of 1572501
 
Ten,

This allows programs to write data directly to memory, bypassing the caches, in order to avoid replacing useful data in the cache with useless data. I would believe that this would be very useful in graphics.

x86 has always allowed the user to write data that bypasses the caches. By marking the page as non-cacheable (as any graphics framebuffer or texture data should be marked) the caches will not be updated.

Scumbria



To: Tenchusatsu who wrote (45458)1/11/1999 1:48:00 PM
From: Jim McMannis  Read Replies (1) | Respond to of 1572501
 
Ten,
Thanks...
At least intel has enhanced the chip a little besides KNI...
Jim



To: Tenchusatsu who wrote (45458)1/11/1999 3:49:00 PM
From: Steve Porter  Read Replies (2) | Respond to of 1572501
 
Tench,

That's what I thought when I first saw that line of text. The only thing that a write through cache instruction would be useful for would be write to graphics/texture memory. In fact this is truely a well devised instruction and should prove to be intersting is implemented properly..

It will be interesting to see what effect this instruction will have on real world performance, because in theory it is a good one.

Regards,

Steve