Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (48856)	2/7/1999 2:26:00 AM
From: Jim McMannis	Respond to of 1571978

Scumbria, RE:"ut the lower bus speed increases yields, and decreases board design issues. ".... Yes, the K7 is designed for speed and yields and as early an introduction as possible. Maybe this time AMD will be "smart". Jim

To: Scumbria who wrote (48856)	2/7/1999 4:22:00 AM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1571978

<The high pin count causes greater package costs, but the lower bus speed increases yields, and decreases board design issues. The wide K7 bus may turn out to be a lower cost solution than a high speed narrow bus, and yet provide the same performance.> Yes and no. Higher pin counts does allow for a slower bus which is easier to yield, but that only means you're shifting the problems of testing and manufacturability to the motherboard, chipsets, and everyone else outside of the processor. Tenchusatsu