Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: FJB who wrote (51781)	3/7/1999 2:24:00 AM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1573221

<I only read one or two articles on the subject, but I think Merced decodes and translates IA-32 instructions into IA-64 instructions. If this is incorrect, I hope someone can clarify.> I don't know the details, but I'm pretty sure this is the case. Any IA-32 instruction gets fed into the little compatibility unit in the corner and gets translated into IA-64 instructions. I don't think it's much of a big deal compatibility-wise. The good ole P6 core translates IA-32 instructions into internal RISC-like instructions. Same thing with the K6 and the K7. Almost no one implements IA-32 instructions directly anymore. Tenchusatsu