Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (54201)	4/5/1999 2:02:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1580614

Engineers and other smart folk - RE: 512k vs .18um estimate Does anybody else want to take a stab at this? Also, what are the estimates of the K7 die size for .18? I apologize in advance if this has been previously posted. PB

To: Cirruslvr who wrote (54201)	4/5/1999 5:22:00 AM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1580614

<One thing I don't understand is how 128K L2 cache added 24mm2 to the Celeron A while 100% more cache was added to the K6-III at only 50% more die space (37mm2 vs. 24mm2).> I thought AMD uses local interconnect, which allows them to achieve higher transistor densities than Intel at the same feature size. Tenchusatsu