Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (54352)	4/5/1999 8:53:00 PM
From: Scumbria	Read Replies (2) \| Respond to of 1583507

Paul, AMD's L1 cache latency will be LONGER than Intel's ! Not by much. The L1 accesses are pipelined. If the branch prediction was perfect there would be no penalty for the longer raw latency. AMD has estimated that the total architectural penalty for the extra lookup cycle is less than 5%. The clock speed gain is much larger, perhaps +50%. Throw in the large second derivative of price vs. megahertz, and it becomes obvious how smart the K7 architects were. (And how foolish the architects at the other x86 vendors have been.) Scumbria