SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?


To: Glenn Norman who wrote (18815)4/17/1999 1:37:00 AM
From: Tenchusatsu  Read Replies (1) | Respond to of 93625
 
<Servers also use what is known as bit or parity error checking memory (known as ECC memory) which is not currently possible with Rambus memory. Rambus has extra bit memory right now but it is going to require a special chipset (NOT CAMINO),and even with a special chipset it will not work with multi-processor systems. Rambus will be used initially in very high performance high-end SINGLE processor workstations and highend desk top machines.>

I don't get it. Why can't Carmel (server/workstation version of Camino) support ECC RDRAM? And why can't this chipset support multi-processor systems? There are two buses connected via the chipset. One bus supports up to four processors "gluelessly", and the other bus has the RDRAM channel.

Forgive me if I sound clueless. I have much less experience in multiprocessor system than you probably do.

Tenchusatsu



To: Glenn Norman who wrote (18815)4/17/1999 5:18:00 AM
From: Rosemary  Read Replies (7) | Respond to of 93625
 
Glenn,

I'm glad you did answer my question. As I read the quote I posted, it was saying that the 840 was for mid range servers, so I didn't think this was a Rambus chipset. They weren't due out till next year.

Would this be considered a precursor to RMBS use, or would they need an entirely new chipset for the mid-range servers?