Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: grok who wrote (57239)	5/5/1999 12:44:00 AM
From: Scumbria	Read Replies (2) \| Respond to of 1572713

KZ, The number of issued instructions following the branch are useless if they've been fetched from a conventional cache. The trace cache gives you the instructions at the destination as part of the group. If the taken branch address is predicted properly by the branch target cache, the correct instructions will be prefetched into the prefetch buffer from a conventional cache. The BTC should be accurate more than 80% of the time. The performance advantage provided by a trace cache in an x86 CPU will be minimal. As for IA64, the ability to increase IPC will be dependent on intermingled multithreaded software which may or may not be practical to write. The best compiler people at IBM have been trying to figure out how to do this for decades. Scumbria