Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (58423)	5/17/1999 2:40:00 PM
From: Scumbria	Read Replies (2) \| Respond to of 1574883

Ten, So Digital goes with an oversized multi-cycle L1 cache for the 21264. Yet even with a lengthened L1 access time, it's still 18% slower in clock speed than the 21164. Of course, the performance is much better even at the slower clock speeds, but it goes against Scumbria's argument that a multi-cycle L1 cache is the key to higher clock speeds. Before we proceed with this discussion, I would appreciate if someone would provide some evidence that the 21164 does the TLB/Cache access in a single cycle. Scumbria