Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (59843)	5/27/1999 5:03:00 PM
From: Elmer	Respond to of 1573876

Re: "No way in H*ll they are going to yield 56 DPW with that die size. Think maybe 1/2 that and it still would be great for starting out." I agree with you on this one Kash. 1/2 that would be good, plus binsplit considerations. EP

To: kash johal who wrote (59843)	5/27/1999 6:41:00 PM
From: Petz	Read Replies (6) \| Respond to of 1573876

Should AMD be designing a CPU for the IA-64 intruction set or should they "roll their own" or stick with IA-32. What do you all think? In what timeframe will IA-32 be less than 50% of the market for PC's/workstations? Finally, when is Dirk Meyer's presentation on K7 performance? Answering my own question, its June 10. Petz

To: kash johal who wrote (59843)	5/27/1999 7:11:00 PM
From: Cirruslvr	Read Replies (1) \| Respond to of 1573876

Kash and Elmer - 1/2 of 56 DPW So 20% yield initially sounds right? Is that normal given the circumstances? What is the average yield for a refined process on a chip that has been around for quite some time - such as the Celeron/PII or K6-2?

To: kash johal who wrote (59843)	5/27/1999 8:29:00 PM
From: Charles R	Read Replies (2) \| Respond to of 1573876

Kash or anyone else on the thread, Assuming AMD started shipping K6-3-500 and K7s last week, do you know when we can see this stuff in retail? What is the turn around time for Dell/Gateway and what is the turn around time for CPQ/HP/IBM? Thanks, Chuck

To: kash johal who wrote (59843)	5/28/1999 9:58:00 AM
From: Shane Geary	Read Replies (1) \| Respond to of 1573876

Kash - Re" No way in H*ll they are going to yield 56 DPW with that die size. Think maybe 1/2 that and it still would be great for starting out." (i) "Hell" isn't a dirty word. (ii) It is very difficult to predict defect-limited yield, but I would say that >50% yield loss due to defects is dreadful (even early in the learning curve) and that AMD should do a lot better than that. Speed bin yield on the other hand - who knows. However, the indications appear to be that 500Mhz is easy enough to achieve (someone said that not many 500Mhz chips would be made). I am going out on a major limb here, but I would say that after 1 quarter, >>50% 500Mhz yield will be achieved. Boy I'm going to regret that!