Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (59848)	5/27/1999 9:46:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1573923

Re: "What is the average yield for a refined process on a chip that has been around for quite some time - such as the Celeron/PII or K6-2?" Paul or Process Boy may be able to give you more detail than I but keep in mind that the larger the die the lower the percentage the yield will be overall. I don't remember the exact formulas to predict yields based on die size and Process Boy probably can't reveal Intel's formulas. I have seen very small die that yield greater than 98% while large die may be 50% 25% or lower. It is because of defect density and the probability of that defect killing a die goes up with the die size. For example, if you had 50 defects on a wafer, and 300 die, you would likely have 250 good die +/-, yet if you had 75 die you would see around 25 good die or only 33% yield, assuming random distribution of the defects. Then there is binsplit. You may have very good yield (based on defect density) but very poor binsplit, meaning that you devices work but they are slow. AMD may not be able to sell 450MHz K7s even with very good yield. As for Celeron/PII and K6-2 yields/binsplits, no exact numbers are public, but I remember the time when the Japanese were the envy of the Semiconductor industry. Today Intel's yields/binsplits make the Japanese cry. EP