Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Haim Barad who wrote (74534)	10/7/1999 2:30:00 PM
From: Ali Chen	Respond to of 1573092

Ham, <I don't know the answer to this one...[prefetch instructions] but it would be great if it could!> In this case what are you doing there at Intel if you even do not know how did you get most of your performance boost? Surely it will be great, and it is. I guess you need to wait a little until the new Intel compiler with automatic prefetching capabilities gets into hands of AMD, and they will re-run all SPEC ratios. Remember, the prefetching SSE instructions seems to be identical for both Athlons and CuMines :)

To: Haim Barad who wrote (74534)	10/7/1999 11:41:00 PM
From: Saturn V	Read Replies (1) \| Respond to of 1573092

Haim -Ref <The compiler doesn't do automatic prefetch insertion. So I don't see how it can be applied to the SPEC benchmarks> There appears to be an inconsistency between your above statement and Tench's post Message 11479651 < The scores are SPECint_base95 and SPECfp_base95. So to extrapolate numbershere: SPECint_base95 SPECfp_base95 -------------- ------------- PIII 600, no SSE 24.6 14.9 PIII 600B, w/ SSE 25.9 20.8 PIII 600EB, w/ SSE 29 25 > What am I missing ? Regards