Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (94209)	2/19/2000 1:41:00 AM
From: Process Boy	Read Replies (2) \| Respond to of 1570917

Scumbria - <3. The claims of 3 GHz are nonsense. It is nice that one piece of Willy silicon can perform simple arithmetic operations in 330 ps, but that does not mean it is running at 3 GHz.> I agree. I don't believe the claim is that it's a 3GHz chip. How would you market / present the first x86 chip that has this feature?? It is a first, no? PB

To: Scumbria who wrote (94209)	2/19/2000 1:56:00 AM
From: Tenchusatsu	Read Replies (2) \| Respond to of 1570917

Scumbria, <The claims of 3 GHz are nonsense. It is nice that one piece of Willy silicon can perform simple arithmetic operations in 330 ps, but that does not mean it is running at 3 GHz.> I don't know. What if Intel could fire off two integer instructions that would have otherwise been affected by a Read-After-Write hazard? If the ALU can tackle each instruction, one after the other, at a rate of 3.0 GHz, I'd say this feature is awfully useful. I'm sure Intel has their reasons for implementing a 2x ALU. I doubt it would just be for marketing purposes, since having any part of the chip running at an insane 3.0 GHz is a BIG risk indeed. Tenchusatsu