Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Hans de Vries who wrote (113176)	5/29/2000 12:43:00 AM
From: Joe NYC	Read Replies (1) \| Respond to of 1573457

Hans, Thanks for the correction. I overlooked the difference between the epitaxial and bulk wavers. Do you know if AMD is using these epitaxial wafers in Dresden? If yes, it would partially explain the (almost) incredible post by Innsbruck. During the next twelve months we plan to grow our present capacity of 100,000 epitaxial wafers per year to over 500,000. The present capacity of 100,000 epitaxial wafers is more than enough to satisfy Dresden. Joe

To: Hans de Vries who wrote (113176)	5/29/2000 1:07:00 AM
From: Mani1	Read Replies (2) \| Respond to of 1573457

Hans, Conventional cooling techniques need to improve substantially before the bulk thermal conductivity of the silicon is the "bottle-neck" of the overall thermal path. In order to get the 30 degree or so of temperature reduction the chip needs to produce several hundred watts of power and be cryo-cooled. Contrary to what the company says, a 50% improvement in the thermal conductivity of the silicon does little to help over all thermal management techniques currently employed. Mani