Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : WDC/Sandisk Corporation -- Ignore unavailable to you. Want to Upgrade?

To: wily who wrote (16451)	11/4/2000 8:47:08 PM
From: TREND1	Read Replies (1) \| Respond to of 60323

wily Very interesting ! Thanks for the info on new flash memory. Larry Dudash

To: wily who wrote (16451)	11/4/2000 10:57:28 PM
From: NHP	Read Replies (2) \| Respond to of 60323

Intel and MLC Flash Wily & Thread, Thanks Wily for the interesting information on Intel MLC Flash. I can remember back in the '80s, my friend was one up on me because he could format a 3.5" floppy in half the time it took me. Slowly, it dawned on me that he did not do a verify, and consequently, his formatting was faster than mine. After reading the overview on StrataFlash below, especially the part in Bold, I have to wonder if Lexar attains greater speeds than SanDisk by leaving checksum testing out of their algorithms. This would be analogous to my friend not doing a verify. If I remember correctly, Intel threw in the towel on MLC Flash a few years ago. Was this because, contrary to what Intel's accelerated testing indicated, error checking and correction is indeed necessary? If the answer to this question is "yes", the follow-up question would be, "Will the new MLC StrataFlash use SanDisk IP for error checking and correction?". ----------------------------------------- Intel StrataFlash (tm) Memory Technology Overview ( Excerpt from Intel Technology Journal Q4'97) "......... This [MLC] experiment, which was started in early 1994, is still running today with an accumulated high temperature stress time of over three years, representing over 50 years at normal operating temperatures. The knowledge gained and models developed based on this experiment have resulted in changes to the design of both the product and the process, allowing removal of the error correction requirement for two bit/cells . This data fundamentally changed the direction of the multi-bit storage program. ............." ------------------------------------ NHP