SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: muzosi who wrote (62682)11/7/2001 4:50:44 PM
From: jcholewaRead Replies (2) | Respond to of 275872
 
> assuming that the decoder runs at .5x, i don't think
> that's a teensey-weensey bit in terms of area.

What if it's just one decode stage? Compared to the 28 (including the stages that don't count towards rampability, that is) in the whole shebang, that's not too bad, no?



To: muzosi who wrote (62682)11/7/2001 5:09:53 PM
From: wanna_bmwRead Replies (2) | Respond to of 275872
 
Muzosi, Re: "assuming that the decoder runs at .5x, i don't think that's a teensey-weensey bit in terms of area."

Why do people continue to propagate this myth? I have already shown in the specs where it says that the decoder can decode one instruction per processor clock.

Are you completely blind to that, or do you just like to sling around the FUD whenever possible?

wanna_bmw


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News