SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: semiconeng who wrote (167873)7/10/2002 1:43:05 AM
From: Elmer  Read Replies (1) | Respond to of 186894
 
Ha..... Spoken like a true "Yield Person", but I'm not sure that I agree with that. There are several Cost Reduction projects that don't involve Yield. Throughput Improvement comes to mind off the top of my head. Speed up the line, more wafers out, lower cost. Cross Training Manufacturing People's Skillset, to reduce future budgeted Labor Costs is another. Go ask your Industrial Engineers if they think those are Cost Savings....

Excellent point and I agree completely. Now getting back to diminished pressure for higher frequencies, Phase shifting is used to achieve minimum channel lengths which correlates to speed. What effect does phase shifting have on thru-put?

Regardless, I guess because of the PE mindset I look at Speed, Yield, and Cost Reduction, as separate projects.

PE doesn't only stand for Process Engineer...

EP



To: semiconeng who wrote (167873)7/10/2002 1:48:46 AM
From: Jim McMannis  Read Replies (2) | Respond to of 186894
 
Semi...Cong,

if the current P4 was offered in two arrays...which would offer more salable chips?

2.53 Ghz
2.4
2.2
2.0
1.8

or

1.93 Ghz
1.8
1.6
1.4
1.2