Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: pgerassi who wrote (255312)	8/6/2008 6:27:47 PM
From: wbmw	Read Replies (1) \| Respond to of 275872

Re: in a netbook where the screen uses 10W and the DDR2 memory uses another 5W Netbooks are getting between 6-8W of total system power, which has yielded several hours of battery life with just a 30 W-hr battery. Some MIDs are also being seen with 8 hours of battery life with dual 20 W-hr battery, implying ~5W of system power. umpcportal.com Clearly, the display and memory are not using up 15W of that 6-8W total.

To: pgerassi who wrote (255312)	8/7/2008 10:03:25 PM
From: eracer	Respond to of 275872

Re: Another look at your post also shows that you ascribe to me things that I did not say. The thing was that a 64 bit memory controller, 64 bit ring bus, setup engine, 4 ROPs, UVD, 16x PCIe interface and Tesselator uses 40mm2 of the 55nm RV610 die. Then some intellabee took that to mean just for the memory controller and forgot the rest and assumed that there were 4 equal copies of it in the R670... Either you "forgot" what you wrote or those nasty Intellabees have hijacked your account and are writing things you didn't say. It's very clear you were talking about the memory controller die size only with no ROPs, no PCIe bus, etc.: Message 24765232 ...x1 is the area of 40 shaders, x2 the area of 4 TFUs, x3 the area of 4 ROPs, x4 the area of 64 memory bits and x5 the area of 16 PCIe lanes and all common portions between the dies... ...Trying it nets only that x4 is 39.67mm2. Given that the R620 core on 55nm bulk is 27.33mm2 including the PCIe interface not in the core above. Given that 45nm/55nm squared is ideal scaling, the highest scale factor would be 0.67. Using that we get 18.3mm2 including the 16xPCIe interface which wouldn't likely scale much, but is outside of the core. So it would be well under 10mm2, too small to replace a K10.5 core...